FORM PT (REV. 7-8	ified)	ed) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE							ATTY. DOCKET NO. TI-32068			APPLICATION NO. 09/960,348					
LIST OF REFERENCES CITED BY APPLICANT									(032350.B324)								
(Use several shorts if necessary)									APPLICANT								
/ 5								Kaoru Awaka et al.									
	FEB. 0 L 2002 &								FILING DATE	G	GROUP						
	\_ &								September 24,	2001	N	ot yet kno	wn				
			(A)	& TRADE	ENTIS	DATEN'	r docum	FNT	2								
*EXAMINER DYTTIAL	PEXAMPLER								NAME		CLASS	SUBCLAS	S IFAP	INO DATE			
trine.	-				Γ	T	DATE	-	· · · · · · · · · · · · · · · · · · ·				+				
						+		1		-		<del> </del>	+				
	-		-		<del> </del>	+ +		$\top$				+	+				
			<del>                                     </del>			$\dagger$		$\top$				1	$\top$				
	1							$\top$	RI	1							
									A	FEB 0 6		กก2	1				
								$\top$					$\top$				
									Tech	unolog	y Ce	nter 2100	工				
				F	OREIC	IN PATI	NT DOC	UME	NTS								
		200	~			_	DATE		COUNTRY	,	LASS	SUBCLASS	TRANS YES	LATION			
-	-	DOCUMENT NUMBER						├	COUNTRY	LASS	SUBCERSS	153	NO				
<del>                                     </del>	-		-		├	<del></del>	-	├				<del></del>		-			
<del>  -</del>					<del>                                     </del>	<del>                                     </del>								├			
<del>                                     </del>	-		$\vdash$		<del> </del> -'	<del>  </del>		<del> </del>						-			
			-		₩									<del> </del>			
	-				<b> </b>	<del>  </del>	••	<del>                                     </del>						-			
<b> </b>			-	•	<del> </del> '	-	· · · · · · · · · · · · · · · · · · ·	-						<del>                                     </del>			
-	-		<del>  </del>		<del>                                     </del>			<del> </del>						-			
						<u></u>					l		<u> </u>	<u> </u>			
ļ	1 444								ate, Pertinent Pag xer, IEEE Journal			Circuits \	/61 30	No 3			
Cul	A 4.4 ns March 1		34-0 IVI	mpnei	Using	Pass-11a	NSISTOI IVIU	mpiez	(et, IEEE Journal	01 3011	J-31610	Circuito, i	Oi. 30,	, INU,			
en		TWTXBB: A Low Latency, High Thoroughput Multiplier Architecture Using a New 4-2 Compressor, 7th International Confernce on VLSI Design, January 1994															
h	A 0.25-	A 0.25-μm CMOS 0.9-V 100-MHz DSP Core, IEEE Journal of D-State Circuits, Vol. 32 No. 1. January 1997															
EXAMINE	examiner NGO						DATE	DATE CONSIDERED 4/14/05									
									nce with MPEP 6 on to applicant.	09; Drav	w line t	through cita	ation if	not in			

FORM PTO- (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE						ATTY. DOCKET NO		APPLICATION NO.					
	LIST OF REFE	TI-32068 (032350.B324)		09/960,348										
		APPLICANT												
	(Use	Kaoru Awaka <u>et al</u> .												
			FILING DATE	1	GROUP									
	·		September 24, 2001	1	Not yet known									
			T& TRADE	U.S. I	PATENT	DOCUM	ENT	S	- <del>,</del>					
*EXAMINER INITIAL		DOCUMENT			DATE		NAME		ss	SUBCLASS	FILE	NO DATE PROPRIATE		
				ļ			$\perp$					_		
				ļ			_			_		↓_		
							$\perp$	REC FEB	En					
							$\perp$		-1	V E		-		
							4	FEB	06	20d	2	<u> </u>		
				1			+	Technolog	V Cor	342	0.10	+		
				1			_		1001	itei	2100	+-		
				-			+					<u> </u>		
				-			_		-	_		<del> </del>		
					<u></u> _				<u> </u>					
	<b>r</b>		<u> </u>	OREIG	N PATEN	VT DOCU	ME	NIS		T		TRANSI	LATION	
		DOCUMENT NUMBER						COUNTRY	CLASS	su	BCLASS	YES	NO	
								·						
						<u></u>								
	(	OTHER DO	CUMEN	ITS (Inc	luding Au	thor, Title	e, Da	ate, Pertinent Pages, etc	.)					
en	Design of hig February 19, 1		v power :	3-2 coun	iter and 4	-2 compre	ssor	for fast multipliers, Ele	ctroni	cs L	etters, v	ol. 34	No.4,	
					······									
EXAMINER NGO					DATE C	ATE CONSIDERED 4/14/07								
	: Initial if refere							nce with MPEP 609; Dra	w line	thro	ugh cita	tion if	not in	